

Introduction to VHDL

Introduction to VHDL

1. VHDL : VHSIC HDL

↳ very High Speed Integrated Circuit Hardware

Description Language.


→ consists of entity , architecture .

2. Verilog HDL :- Consists of modules


VHDL :-

HDL

AND




$Y \leq A \text{ AND } B;$



operator.

- * It consists of two parts —
 1. entity
 2. Architecture

Entity declaration:-



→ entity describes the inputs and output ports of a logic module & provides external view of component.

Syntax: entity entitlename is
 [generic _ declaration]
 [port _ clause]
 [entity declarative items]
 end entitlename;

where the "generic-declaration" declares constants that can be used to control the structure or behaviour of the entity.


Syntax for generic:-

```
generic ( constant-name : subtype-indication [: = value]
           {; const-name : subtype-indication [: = value]}  
     );
```

The port-clause specifies the interface channels of the entity.

Syntax :-

```
port( port-name : [mode] subtype-indication;  
      :  
      );
```



```
port ( A : IN std-logic;  
       B : IN " " ;  
       Y : OUT " " );
```

The entity _ declarative _ items declares some constants,
types or signals that can be used in the implementation
of the entity

Example:-

entity full-adder is
port(A, B, Cin : in bit;
S, Cout : out bit);
end full-adder;